

# Development of Amplifier Modules based on GaN-on-diamond HEMTs

D. I. Babić, *Sr. Member, IEEE*, Q. Diduck, *Member, IEEE*, P. Yenigalla, D. Francis, F. Faili, *Member, IEEE*, F. Ejeckam, J. G. Felbinger, *Member, IEEE*, L. F. Eastman, *Life Fellow IEEE*

**Abstract**—X-band amplifier modules based on GaN-on-diamond high-electron mobility transistors have been demonstrated for the first time. In this paper we describe the GaN-on-diamond device design and fabrication, die processing, and the design and packaging of hybrid RF amplifier modules. Furthermore, thermal resistance measurements were performed on the amplifiers using liquid-crystal thermography and were shown to agree with theoretical predictions and previously published measurements on GaN-on-diamond devices.

**Index Terms**—Microwave power amplifiers, semiconductor device manufacture, MODFETs, microstrip circuits.

## I. INTRODUCTION

HEAT generated in electronic devices is the source of premature device failure and performance degradation. For these reasons, highly-efficient solid-state devices and optimal thermal management are critical elements to building reliable high-performance electronics, especially RF and mm-wave high-power amplifiers. Over the past decade, gallium-nitride (GaN) has entered commercial markets as the material of choice for high-power and high-frequency amplification due to its superior electronic properties. However, the performance of high-power components based on GaN is limited by the low thermal conductivity of the active materials (AlGaIn/GaN) and the substrates on which the devices are grown. We have invented and developed a process that profoundly expands GaN chip thermal properties [1,2]: the process atomically attaches GaN epilayers to chemical-vapor-deposited (CVD) diamond wafers. The result is an engineered wafer with GaN-based active layers disposed on a CVD diamond substrate. Using this technology, we have successfully demonstrated high-electron mobility transistors (HEMT) with  $f_T \sim 85$  GHz and 4 W/mm output power [3,4] and that the thermal resistance of GaN-on-diamond transistors is half that of similar GaN transistors grown on silicon carbide

substrates [5]. Furthermore, the demonstration of full HEMT-wafer processing in this work and in reference [6] attest to the progress towards commercial viability of GaN-on-diamond technology and its use in light-weight, highly efficient, and reliable RF and mm-wave power amplifiers (PAs) for commercial, defense, and space applications. In this report, we describe the development of the first RF power amplifier modules based on GaN-on-diamond HEMTs operating in the X-band; we describe the complete process sequence starting with the engineered GaN-on-diamond wafers and ending with a connectorized amplifier module. The purpose of this work is to be an instructive guide for the HEMT and PA designer about GaN-on-diamond technology.

Developing electronic circuitry, and especially high-frequency solid-state amplifiers, in GaN-on-diamond technology is challenging because: (a) diamond substrates are very hard and difficult to micro-machine; wafers cannot be diced using traditional methods applied to silicon (Si), silicon carbide (SiC), and other compound semiconductors, (b) wafer thinning, although possible, is impractical primarily because diamond substrate cost is proportional to its thickness, (c) the fact that CVD diamond wafer cost scales with its thickness means that the GaN-on-diamond wafer thickness (selected prior to device fabrication) becomes the thickness of the final “production” chip. For monolithically integrated microwave integrated circuits (MMICs) chip thicknesses range between 50 and 100  $\mu\text{m}$ . Most commercial foundries are not equipped to handle large wafers (e.g. 100 mm) thinner than several hundred micrometers because such free-standing wafers are fragile and can exhibit unacceptably high bow. To address this difficulty, we have developed a Si-wafer carrier to enable robust handling and processing of GaN-on-diamond wafers (50 mm, 75 mm, and 100 mm) in existing commercial foundries alongside other semiconductor wafers [7]. In this work, we used free-standing GaN-on-diamond substrates with size 15 x 15 mm<sup>2</sup>.

## II. WAFER, DEVICE DESIGN, FABRICATION AND CHARACTERIZATION

The epilayer structure used to make HEMTs was grown by metal-organic chemical-vapor deposition (MOCVD) on (111) Si substrates [8]. A proprietary nucleating layer was followed by an 800-nm unintentionally doped (UID) GaN buffer layer and a 17.5 nm Al<sub>0.26</sub>Ga<sub>0.74</sub>N barrier layer which was capped with 2 nm UID GaN. This epilayer stack was first attached (face to face) to a sacrificial substrate so that its growth (111)

Manuscript received March 1, 2010. This work was supported in part by generous SBIR grants from MDA and AFRL (John Blevins). Other parts were also funded by SBIR grants from NASA (Lihua Li and Arnold Silva).

The authors D. I. Babić, Q. Diduck, P. Yenigalla, D. Francis, F. Faili, and F. Ejeckam are with Group4 Labs, Inc., Fremont, CA 94539, USA (corresponding author phone: 408-398-2484; fax: 408-689-9674; e-mail: [dubravko.babic@group4labs.com](mailto:dubravko.babic@group4labs.com)). Authors J. G. Felbinger and L. F. Eastman are with Cornell University School of Electrical and Computer Engineering, Ithaca, NY 14853, USA.

Si substrate can be removed. Next, the exposed back of the GaN stack was atomically attached to a 100- $\mu\text{m}$  thick chemical-vapor deposited (CVD) diamond substrate. This double transfer is necessary to preserve the GaN crystal orientation: Ga-face remains on top. Further details of the manufacturing of GaN-on-diamond wafers are given in references [1,2]. The 2DEG charge density was estimated from Mercury-probe C-V data to be  $n_e \approx 7.3 \cdot 10^{12}/\text{cm}^2$ , which with sheet resistivity  $R_{\text{SH}} \approx 434 \text{ } \Omega/\text{sq}$  (measured using TLM) yields low-field mobility  $\mu_e = (en_e R_{\text{SH}})^{-1} \approx 1,950 \text{ cm}^2/\text{Vs}$ .

The smooth surface of the diamond wafer (the mandrel face) is adjacent to the GaN/AlGaN epilayers, while the rough surface of the diamond (growth face) forms the wafer back. The diamond substrates were grown using microwave plasma and exhibit columnar-grain growth with grain size of  $\approx 20 \text{ } \mu\text{m}$  at the growth surface. We measured the bulk heat conductivity (average value for the entire wafer) of diamond wafers used in this work to be  $\kappa_D \approx 1,500 \text{ W/cmK}$ . The thermal conductivity of CVD grown diamond increases with the diamond thickness [9]. The diamond thickness is selected based on the expected dimension of the heat source: Optimal heat spreading occurs when the characteristic length/width of the heat source is comparable to the thickness of the heat spreader [2]. The HEMT gate width is chosen to be  $100 \text{ } \mu\text{m}$  and hence a  $100\text{-}\mu\text{m}$  diamond thickness was used.




Fig. 1 – Image of  $2 \times 75 \text{ } \mu\text{m}$  HEMT with focus on the device and focus on the back of the diamond wafer showing diamond crystals on the back surface (diamond is transparent)

The device fabrication consisted of six lithography steps, all currently done with E-beam lithography, but most can easily be implemented with optical lithography. The processed devices had two gate-fingers and no air-bridges. For devices with four or more gate-fingers, air-bridges are needed and this would add two additional lithography steps. Starting with the GaN-on-diamond wafers, the process begins with the creation of Ti-Pt alignment marks that are used for the alignment of subsequent layers and laser scribing. This is followed by ohmic metal deposition, 64-nm PECVD silicon nitride passivation deposited at  $300^\circ\text{C}$ , access to ohmic contact metal using  $\text{CF}_4$  reactive ion etch, mesa isolation using  $\text{B}/\text{Cl}_3$  reactive ion etching, contact pads, and Ni/Au gates. Ohmic-contacts metal stack consisted Ta/Ti/Al/Mo/Au ( $12/15/90/45/50 \text{ nm}$ ). Ta/Ti combination is used to improve

adhesion to GaN and to provide a large nitrogen solubility which facilitates the creation of nitrogen vacancies during the anneal process and hence a strong  $\text{N}^+$  region in the contact interface. Al establishes the contact when it dissolves in Ta/Ti and diffuses through the initial layers, while Mo acts as a barrier layer for the Au layer. The contact anneal is performed in a nitrogen atmosphere in a two step process:  $700^\circ\text{C}/60\text{secs}$  and then  $800^\circ\text{C}/20\text{secs}$ . The contacts and the epilayers were characterized by TLM. Sheet resistance of  $434 \text{ } \Omega/\text{sq}$  ( $3.8 \cdot 10^{-6} \text{ } \Omega\text{cm}^2$ ), transfer length of  $0.94 \text{ } \mu\text{m}$ , and a contact resistance of  $0.4 \text{ } \Omega\text{mm}$  were measured. The process for bonding pads involves a separate gate metallization which uses Ti-Au metallization. No substrate-thru vias were implemented at this time. As diamond substrates are insulating, there was no need for backside contact metallization, hence no metallization has been applied to the back of the wafers in this work. However, diamond back-surface does not wet in common solders and for solder mounting one will require a wetting-metallization layer, such as, Ti/Au deposited by sputtering. In the future, for RF and millimeter-wave MMICs, the traces on top of the chip will use either micro-strip or conductor-backed coplanar waveguide (CB-CPW) transmission lines. All such implementations will require back-of-wafer metallization and thru-via technology.




Fig. 2 – On-wafer DC measurements on run 129B

Devices with a variety of gate lengths ( $100 \text{ nm}$ ,  $150 \text{ nm}$ ) and gate widths ( $150$ ,  $200$ , and  $300 \text{ } \mu\text{m}$ ) were built. Other relevant HEMT dimensions were  $L_{\text{GS}} = 500 \text{ nm}$ ,  $L_{\text{DG}} = 2 \text{ } \mu\text{m}$ , gate pitch  $50 \text{ } \mu\text{m}$ , and an overhang (field plate) on the  $\Gamma$ -shaped-gate of  $60 \text{ nm}$ . A finished  $2 \times 75\text{-}\mu\text{m}$  device is shown in Figure 1, with two focal depths showing the top surface of the wafer (focus on the device) and the bottom surface (focus

on the diamond back surface as seen through the wafer); both AlGaIn/GaN epilayers and the diamond substrate are transparent to visible light. The transistors were laid out on a  $600 \times 600 \mu\text{m}$  grid to avoid any e-beam stitching errors ( $300 \mu\text{m}$ ) in a rectangular  $16 \times 16$  array (sample wafer size  $15 \times 15 \text{ mm}^2$ ). Several wafers were processed, we focus on one (129B) to illustrate the development. RF coplanar probes were used to measure small-signal  $s$ -parameters, source/load pull, and DC performance on the wafer.

We chose a  $W_G = 2 \times 100\text{-}\mu\text{m}$  device with  $L_G = 100 \text{ nm}$  gate for amplifier design. This decision was based on the desire to optimize gain at  $10 \text{ GHz}$  (gate width around  $100 \mu\text{m}$  is typically used for negligible phase error) and shortest gate length (higher transition frequency). Figure 2 shows example DC measurements. The negative slope in the saturation characteristics of the HEMT (Figure 2(a)) is due to heating. The thermal resistance of these transistors is around  $33^\circ\text{C/W}$  (see Section V for details). Therefore, at the 2-W boundary shown in Figure 2(a), the temperature rise between the device active area and the back of the wafer is more than  $60^\circ\text{C}$  above room temperature causing the pronounced drop in drain current at higher  $V_{DS}$  values.




Fig. 3 – On-wafer power-in/power-out measurements on run 129B at  $10 \text{ GHz}$ .

The wafers were yielded by accepting devices that satisfy DC passing criteria: (a) for pinch-off: the devices can be shut off with resulting drain current less than  $I_{DS} < 2 \text{ mA/mm}$ , and (b) for gate leakage:  $I_G < 1 \text{ mA/mm}$ . Average maximum drain current of  $830 \text{ mA/mm}$  with standard deviation of  $67$ , and transition frequency of  $70 \text{ GHz}$  was measured on  $47$  devices. Maximum drain current of  $850 \text{ mA/mm}$  is typical for GaN/Si HEMTs. The device breakdown voltage was greater than  $30 \text{ V}$ . Typical on-wafer-measured source/load-pull measurements are shown in Figure 3. The figure also lists the source and load impedances that were set to make the measurement. Best performance was exhibited at  $15\text{V}$  bias for most devices. Analysis of input and output impedance on all devices at  $10 \text{ GHz}$  showed that that the small-signal input impedance can be modeled as a parallel  $R_{GS}C_{GS}$  circuit with  $R_{GS} \approx 3 \Omega\text{mm}$  and  $C_{GS} \approx 0.6 \text{ pF/mm}$  of gate width, while the

output parallel  $R_{DS}C_{DS}$  circuit exhibits  $R_{DS} \approx 36 \Omega\text{mm}$  and  $C_{DS} \approx 0.3 \text{ pF/mm}$  of gate width.

### III. DIE PROCESSING

The processed GaN-on-diamond wafers were laser-scribed and manually cleaved into  $600 \times 600 \mu\text{m}^2$  chips. In the semiconductor industry, dicing is accomplished either by sawing of the wafer or scribing and cleaving the wafer into individual die. For single-crystal wafers (silicon and GaAs, for example), scribing and cleaving traditionally means separating wafers into die along crystallographic planes that naturally have weaker bonds. CVD diamond is polycrystalline and there is no one crystallographic plane along which the crystal may break to leave a flat edge; therefore, the weakening of the wafer has to be accomplished using laser micromachining. We scribed the GaN-on-diamond wafers by laser etching trenches in a rectangular (Manhattan) pattern. The laser-scribing was performed while the wafer was attached to standard dicing tape stretched on a hoop. The best results were obtained with medium tack dicing tape (“blue tape”) [10]: it stretched easily and elastically which proved to be beneficial for efficient cleaving of diamond die. The tape has also proven to be very resilient during laser scribing, sustaining minimal damage in situations where the scribe was too deep. Figure 4 shows the side of a cleaved diamond wafer with the profile of a  $60\text{-}\mu\text{m}$  deep laser-scribed trench. The AlGaIn/GaN epilayers constitute the top  $2 \mu\text{m}$  of the wafer shown in Figure 4, but cannot be resolved in this optical microscope image.

The laser drilling of diamond is a combination of thermal graphite ablation, which re-deposits graphite debris around the cut, and chemical etching in which graphite burns producing  $\text{CO}$  and  $\text{CO}_2$  [10,11]. The balance between these two processes is strongly determined by the average laser power and the availability of oxygen. It is of critical importance that the laser scribing be debris-free because cleaning the graphite debris from individual die is quite difficult. In order to maintain a clean cut (no graphite redeposit), we adjusted the scribing conditions to burn (chemically etch) diamond by laser-scribing in oxygen atmosphere and to keep the laser average power at a level that produced little or no debris around the cuts. Laser cutting of diamond in oxygen also increases the laser cutting rate [12,13]. Furthermore, to minimize the heat damage, which increases the scribe alley width, we maintained laser pulse duration well below the thermal time constant of the diamond mass at the drilling location (estimated to be around  $0.2 \mu\text{s}$  for a  $25 \mu\text{m}$  beam spot) [15]. The typical scribing conditions on a Q-switched Nd:YAG  $1064 \text{ nm}$  laser were  $P_{AVG} \leq 200 \text{ mW}$ , repetition frequency  $1.5 \text{ kHz}$ , beam speed  $6.25 \text{ mm/s}$ , and pulse duration:  $35 \text{ ns}$  to  $60 \text{ ns}$  [16]. Using this process we were successful in realizing  $50\text{-}\mu\text{m}$  wide scribe alleys, although at least  $80 \mu\text{m}$  is preferable for  $< 25\text{-}\mu\text{m}$  beam diameters.




Fig. 4 – Side-view of a cleaved 100- $\mu\text{m}$  GaN-on-diamond wafer. One un-cleaved scribe is visible; the scribe depth is 60  $\mu\text{m}$ .

Wafer cleaving was done manually by pressing the dicing hoop with the blue tape against the rounded edges of a cleaving wedge. The ability to cleave a wafer using the cleaving wedge depends on the difference in torque that can be exerted on two adjacent die on the wafer. The smaller the die, the harder it is to cleave the wafer. Our experience is that the ratio between the smallest die dimension and the remaining uncut thickness of diamond should be at least 10:1 for an efficient cleave. It is important to note that the cut should not be allowed to come too close to the rough back side of the diamond because the uneven back surface will cause a significant weakening in the wafer and the wafer may break during scribing, impacting the alignment. For 100- $\mu\text{m}$  diamond thickness used in this work, the remaining uncut thickness was kept above 30  $\mu\text{m}$ . Breaking large un-scribed sections of the wafers produces diamond dust which can easily land on the surface of the die and scratch the device metallization. For this reason, the remaining thickness to be broken should be kept as small as possible. The two HEMT wafers used in this work were scribed to a 60  $\mu\text{m}$  depth (diamond thickness is  $\sim 100 \mu\text{m}$ ).

Finally, in order to be packaged and treated on the same footing as other present-day microwave and millimeter-wave integrated circuits, GaN-on-diamond chips will eventually provide a back-side contact for mounting and return path. This is planned to be accomplished with metal-coated thru vias that will connect the top source electrodes to the metalized back of the wafer using a process and recipe based on the above-described laser scribing.

#### IV. AMPLIFIER BUILD

We designed a single-stage hybrid amplifier with one HEMT mounted on a copper-clad duroid® substrate. The tuning and bias networks were placed on a microwave substrate, while the substrate was inserted either into an RF test-fixture or packaged into an in-house developed high-thermal-conductance package (described in the next section). The microwave substrates consisted of a 125- $\mu\text{m}$  thick

RT/duroid® 5880 dielectric [17] with  $\epsilon_r = 2.2$  and  $\tan(\delta) = 0.0009$  at 10 GHz attached to 1-mm thick copper plate, commonly referred to as “hard-clad duroid”. Copper-clad duroid was chosen to achieve a simple mechanical design and assembly. We preferred a single substrate that can be inserted into a package while requiring only one mechanical tolerance: the distance from the input to the output RF plane. We furthermore wanted to mount the transistor chip directly on a metal heatsink (electrical ground) while keeping its top surface at a height approximately same as the electrical traces on top of the duroid to minimize bondwire length. Hard-clad duroid with dielectric thickness comparable to the die thickness was perfect for this type of arrangement: Milling out the dielectric in the center of the substrate and gold-plating it realized good electrical and thermal contact to the substrate, while the bondwire ends were almost level.




Fig. 5 – Amplifier circuit diagram (Agilent ADS)

The amplifier design was performed using ADS [18]. ADS device models were not available for these HEMTs, thus no Process Design Kit could be used. To work around this, the design was based on small-signal and load/source pull measurements obtained on a previous run with same transistor design. This run, referred to as run 057, featured  $f_T \sim 57 \pm 2$  GHz,  $I_{DSMAX} \sim 790$  mA/mm, breakdown voltage greater than 70 V, and about 20% dispersion [3]. The 057 devices were characterized at  $V_{DS} = 35$  V and  $I_{DS} = 10$  mA; the source and load terminations for maximum power were  $\Gamma_S = 0.259 + i0.610$  and  $\Gamma_L = 0.799 + i0.061$ , respectively. The input match was realized as an  $L$ -match with an inductor formed by the gate terminal bond-wire plus the DC blocking capacitor parasitic inductance, and a shunt capacitor former by open ended stubs. The chip capacitor model was obtained from the manufacturer [19]. Wire-bonding was done using 1-mil gold wire. The real part of the output impedance was around 400  $\Omega$ . In order to create a  $\lambda/4$  transformation from 50  $\Omega$  to 400  $\Omega$  needed to match the desired output matching impedance, one would need a 2- $\mu\text{m}$  wide transmission line which is impractical. To avoid this, we first transformed 50  $\Omega$  to  $\sim 20 \Omega$  using an open ended stub parallel to 50  $\Omega$  and the parasitic series inductor of the DC blocking cap. We then used an 89  $\Omega$ , quarter-wavelength transmission line (125  $\mu\text{m}$  width) to transform this to 400  $\Omega$ . The drain-terminal bond wire model

was included in the output match. The amplifier circuit model is shown in Fig. 5.




Fig. 6 – Top view of completed X-band amplifier




Fig. 7 – Close up image of the GaN-on-diamond HEMT with 200- $\mu$ m gate periphery mounted in the amplifier shown in Fig. 6.

The bias circuit was designed to exhibit a parallel impedance of more than 1 k $\Omega$  over the frequency of interest and is included in the match. The stability was confirmed for the entire frequency range from 100 MHz to 15 GHz. The substrates also included tuning pads for fine adjustment. The expected peak power was 800 mW CW.

The HEMT chip was attached to the substrate using H20 epoxy [20]. The ground pads (source pads) were wire-bonded to the ground on the substrate with four bondwires. We applied wedge-bonding to all of our bonding in an attempt to minimize the bond-wire length (the inductance of the bondwires was modeled and included in the design). Figures 6 and 7 show magnified images of the completed hybrid amplifiers.

The mechanical format of our amplifier substrate (1.0" x 0.8") allowed assembly for characterization by mounting coplanar end-launch connectors [21] to it (mechanical contact from the top; no soldering) and then attaching the substrate to an in-house designed 2" x 2" heatsink with fins that allow forced air cooling. This is practical for characterizing small quantities of amplifier substrates as the connectors need to be mounted for each test. Over 20 amplifiers were assembled and tested.




Fig. 8 – Completed amplifier modules

We designed a high-thermal-conductance microwave package, shown in Fig. 8, into which we placed the amplifier substrates. This package features a coplanar microwave transition between the traces on top of the substrate and the microwave end-connectors. The approach does not require strict machining tolerances and simultaneously offers (i) pressurized mechanical/electrical contact between the package/connectors and the substrate transmission lines, and (ii) heat path from the die to the bottom surface of the package via direct pressurized mechanical contact. Completed amplifier modules feature SMA connectors [21] and DC filter-terminals for gate and drain bias. The dimensions of the package are 1.39" x 1.29" x 0.39"; the material is aluminum with copper bottom heatsink.

The amplifiers were tested in Class AB operation. The performance was best between 8.7 and 8.9 GHz with small-signal gain exceeding 16 dB and return loss better than -6 dB. Figure 9 shows typical small-signal measurements. The highest output power obtained was 380 mW with PAE > 35% at 15V supply voltage (see Figure 10). This output power is equivalent to 1.9 W/mm. Maximum PAE of 42% was recorded for a different amplifier. The deviation from the design frequency and expected peak power is primarily due to difference in the performance of (a) the devices whose RF parameters were used to design the amplifier (057) and (b) the devices that were actually installed onto the amplifier substrates. The key difference was in the breakdown voltage, which was substantially lower on 129B relative to run 057. The cause of this reduction is attributed to process problems and are correctable through improved device process (e.g. different passivation) and design (e.g. epilayer structure, device geometry). Both device runs (057/129B) suffered from dispersion – about 20-30% difference between pulsed and DC output characteristics; this was confirmed by a separate measurement. Finally, we observed that the best amplifier modules performed better than best HEMTs measured on the wafer. We attribute this to better device heat sinking in the amplifier module.




Fig. 9 – Typical small-signal measurements on run 129B




Fig. 10 – Amplifier biased for highest output power at 10 GHz

### V. THERMAL RESISTANCE

The most desirable attribute of diamond substrates is their efficiency in spreading heat and lowering the device thermal resistance. To this end we measured the thermal resistance of fabricated amplifiers using liquid crystal thermography. An amplifier substrate was placed on a hot-plate and a thermocouple was attached to its corner to monitor its temperature. Only drain and source terminal of the HEMT were connected to a variable current source to deliver heating power. The dissipated power was measured using a voltmeter and an ammeter. A small quantity of nematic liquid crystal was then melted over the HEMT; the entire HEMT was immersed in the liquid crystal and the crystal phase-transitioned to liquid at the melting temperature (in this case 104°C). We used a nematic liquid crystal: 4-*n*-hexyloxybenzoic acid (CAS 1142-39-8) [22] and observed the nematic-isotropic (N-I) transition at  $T_{LC} = 153^\circ\text{C}$ . Polarized light was incident on the HEMT and the liquid crystal and the reflection was observed using a microscope through another polarizer (analyzer). The analyzer was adjusted to be 90° away from the polarization of the light incident on the HEMT.

For temperatures below the N-I transition of the liquid crystal the reflection is bright. Once the temperature of any part of the HEMT reaches the N-I transition temperature those regions become dark, and so mark the areas that reached the N-I transition temperature. To make the measurement, we varied the hotplate temperature and for each setting we found the amount of power required to bring the center of the chip to the N-I transition temperature. The electrical power is given by  $P(T_{HS}) = (T_{LC} - T_{HS})/\theta_{TH}$ . From here, we set  $T_{HS}$ , then measured  $P$  and determined the thermal resistance  $\theta_{TH}$ . The measured thermal resistance was  $\theta_{TH} \approx 33^\circ\text{C/W}$ .

We also compared this result to the previously published measurements of thermal resistance of GaN/SiC and GaN-on-diamond HEMTs with similar dimensions using ThermoMicroscopes AFM-based SThM system[5]. In Ref. 5, GaN-on-diamond and GaN-on-SiC HEMTs exhibited  $\theta_{TH} \approx 30^\circ\text{C/W}$  and  $\theta_{TH} \approx 60^\circ\text{C/W}$  thermal resistance, respectively. The comparison between the data obtained in this work and reference [5] is shown in Figure 11. The excellent match between these measurements confirms that diamond substrates indeed have an advantage over silicon carbide substrates by factor of two in thermal conductance.




Fig. 11 – Comparison between the thermal-resistance measurements using Liquid Crystal Thermography in this work with the measurements reported in ref [5] where GaN/SiC and GaN-on-diamond were compared using AFM-based thermal resistance measurement.

We also compared this measurement to theory using a 3D finite-difference thermal solver. We used assumed 40- $\mu\text{m}$  thick epoxy with  $\kappa_{\text{epoxy}} = 0.29 \text{ W/cmK}$  [20] and calculate thermal resistance  $\theta_{TH} \approx 29^\circ\text{C/W}$  which is within 15% of the measured value. This theoretical analysis shows that the thermal resistance is dominated by the AlGaN/GaN layers and the epoxy rather than the diamond thermal conductivity, namely, most of the temperature drop occurs in the GaN/AlGaN layers (>50%) and the epoxy layer (~20%). The fraction of thermal resistance contributed by the epoxy will be reduced when the epoxy is replaced with AuSn solder.

## VI. CONCLUSION

We have successfully demonstrated a complete amplifier module fabrication sequence with our GaN-on-diamond HEMT chips: from wafer and device fabrication, through wafer scribing and cleaving, pick-and-place, assembly, and packaging. Thermal resistance measurements on the same amplifier substrates confirm that diamond heat-spreading and lower thermal-conductance packaging will give a designer of GaN-based high-power microwave components thermal management solutions that are superior to any other available technology on the market.

## ACKNOWLEDGMENT

This work would not have been possible without the technical assistance provided by Dr. Earl McCune, Dr. Rick Compton, Alex Schreiber, and Dr. Chandra Khandavalli..

## REFERENCES

- [21] Southwest Microwave, Inc. Tempe, Arizona, USA.  
 [22] Alfa Aesar, Massachusetts, USA ([www.alfa.com](http://www.alfa.com))
- [1] D. Francis, F. Faili, D. Babić, F. Ejeckam, A. Nurmikko, H. Maris, "Formation and characterization of 4-inch GaN-on-diamond substrates", *Diam. Rel. Mat.*, online (2009).
- [2] D. Francis, J. Wasserbauer, F. Faili, D. Babic, F. Ejeckam, W. Hong, P. Specht, and E. R. Weber, "GaN HEMT Epilayers on Diamond Substrates: Recent Progress," CS MANTECH, Austin, TX (May 14–17, 2007).
- [3] J. G. Felbinger, L. F. Eastman, J. Wasserbauer, F. Faili, D. I. Babić, D. Francis, F. Ejeckam, "AlGaIn/GaN-on-Diamond HEMT Recent Progress", WOCSDICE 2009, session Mon4, pp. 22-24, Málaga, Spain, May 17-20 (2009).
- [4] Q. Diduck, J. Felbinger, L. F. Eastman, D. Francis, J. Wasserbauer, F. Faili, D. I. Babić, F. Ejeckam, "Frequency performance enhancement of AlGaIn/GaN HEMTs on diamond", *Electron. Lett.* (2009).
- [5] J.G. Felbinger, et al., "Comparison of GaN HEMTs on Diamond and SiC Substrates," *IEEE Electron Device Letters*, vol. 28, no. 11, p. 948 (2007).
- [6] K. D. Chabak, J. K. Gillespie, V. Miller, A. Crespo, J. Roussos, M. Trejo, D. E. Walker, Jr., G. D. Via, G. H. Jessen, J. Wasserbauer, F. Faili, D. I. Babić, D. Francis, F. Ejeckam, "Full-wafer characterization of AlGaIn/GaN HEMTs on free-standing CVD diamond substrates", *IEEE Electron. Dev. Lett.*, vol. 31, no. 2, pp. 99-101, 2010.
- [7] To be published.
- [8] Nitronex Corporation, NC, USA ([www.nitronex.com](http://www.nitronex.com))
- [9] J. E. Graebner, S. Jin, G. W. Kammlott, J. A. Herb, C. F. Cardinier, "Unusually high thermal conductivity in diamond films", *Appl. Phys. Lett.* 60 (1992) 1576-1578.
- [10] Medium-tack dicing tape, [www.semicorp.com](http://www.semicorp.com), p/n 18551-7.50.
- [11] N. B. Dahotre, S. P. Harimkar, *Laser Fabrication and Machining of Materials*, Springer Science + Business Media (2008).
- [12] V. V. Kononenko, T. V. Kononenko, S. M. Pimenov, M. N. Sinyavkii, V. I. Konov, F. Dausinger, "Effect of the pulse duration on graphitization of diamond during ablation", *Quantum Electronics* 35 (2005) 252-256.
- [13] V. G. Ralchenko, K. G. Korotushenko, A. A. Smolin, E. N. Loubnin, "Fine patterning of diamond films by laser-assisted chemical etching in oxygen", *Diam. Rel. Mat.* 4 (1995) 893-896.
- [14] V. V. Migulin, V. G. Ralchenko, Y.-J. Baik, "Oxygen-assisted laser cutting and drilling of CVD diamond", *Proc. SPIE* vol. 3483, p. 175 (1998).
- [15] T. V. Kononenko, V. G. Ralchenko, I. I. Vlasov, S. V. Garnov, V. I. Konov, "Ablation of CVD diamond with nanosecond laser pulses of UV-IR range", *Diam. Rel. Mat.* 7 (1998) 1623-1627.
- [16] Laserod, Inc., Torrance, CA; ([www.laserod.com](http://www.laserod.com)).
- [17] Rogers Corporation, CT, [www.rogerscorp.com](http://www.rogerscorp.com).
- [18] Agilent Technologies, Santa Clara, CA, USA.
- [19] Murata Manufacturing Co., Ltd, Kyoto, Japan.
- [20] Epotek Technology, Inc., Massachusetts, USA.